2x15W Stereo / 1x30W Mono Digital Audio Amplifier with EQ Functions and Sub-Woofer PWM out

Features

- 16/18/20/24-bits input with I²S, Left-alignment and Right-alignment data format
- PSNR & DR(A-weighting)
 Loudspeaker: 98dB (PSNR), 108dB (DR) @24V
- Multiple sampling frequencies (Fs)
 32kHz / 44.1kHz / 48kHz and
 64kHz / 88.2kHz / 96kHz and
 128kHz / 176.4kHz / 192kHz
- System clock = 64x, 128x, 192x, 256x, 384x, 512x, 576x, 768x, 1024x Fs
 64x~1024x Fs for 32kHz / 44.1kHz / 48kHz
 64x~512x Fs for 64kHz / 88.2kHz / 96kHz
 64x~256x Fs for 128kHz / 176.4kHz / 192kHz
- Supply voltage3.3V for digital circuit12V~24V for loudspeaker driver
- Loudspeaker output power for 24V
 10W x 2CH into 8Ω @0.2% THD+N for stereo
 15W x 2CH into 8Ω @0.25% THD+N for stereo
 20W x 1CH into 4Ω @0.25% THD+N for mono
 30W x 1CH into 4Ω @0.3% THD+N for mono
- Sound processing including:
 8 bands parametric EQ
 Volume control (+24dB~-103dB, 0.5dB/step),
 Dynamic range control
 3D surround sound
 Channel mixing
 Automatic Zero-detection mute
 Bass/Treble tone control
 Bass management crossover filter
 DC-blocking high-pass filter
- Anti-pop design
- Over-temperature protection
- I²C control interface with selectable device address
- Support hardware and software reset
- Internal PLL
- Subwoofer PWM output
- Under-voltage shutdown
- Short-circuit protection

Applications

- CD and DVD
- TV audio
- Car audio
- Boom-box
- MP3 docking systems
- Powered speaker
- Wireless audio

Description


AD82586 is a digital audio amplifier capable of driving a pair of 8Ω , 10W or a single 4Ω , 20W speaker operating at 24V supply without external heat-sink or fan requirement. It's also capable of driving a pair of 8Ω , 15W or a single 4Ω , 30W speaker operating at a 24V supply with proper cooling method.

AD82586 can provide advanced audio processing capabilities, such as volume control, 8 EQ bands, audio mixing, 3D surround and Dynamic Range Control(DRC). These functions are fully programmable via a simple I²C control interface. Robust protection circuits are provided to protect AD82586 from damage due to accidental erroneous operating condition. AD82586 is more tolerant to noise and PVT (Process, Voltage, and Temperature) variation than the analog class-AB or class-D audio amplifier counterpart implemented by analog circuit design. AD82586 is pop free during instantaneous power switch because of its built-in, robust anti-pop circuit.

The output stage is flexibly configurable for stereo or mono applications. In addition, AD82586 provides a sub-woofer PWM output port for the increasingly popular 2.1 channel applications. The programmable audio bass content of this subwoofer PWM output port can drive an external, low cost digital amplifier power stage (such as ESMT's AD9256H, AD92580, ...). Furthermore, it is possible to use three pieces of AD82586 to realize 5.1 channels for home theater applications.



Pin Assignment



Pin Description

PIN	NAME	TYPE	DESCRIPTION	CHARACTERISTICS
1	VDDLA	Р	Left channel supply A	
2	N.C.	NC		
3	N.C.	NC		
4	N.C.	NC		
5	N.C.	NC		
6	PLL	I	PLL enable, low active	Schmitt trigger TTL input buffer
7	MCLK	I	Master clock input	Schmitt trigger TTL input buffer
8	CLK_OUT	0	Clock output from PLL	TTL output buffer
9	DGND	Р	Digital Ground	
10	DVDD	Р	Digital Power	
11	DEF	I	Default volume setting (1:Un-Mute ; 0:Mute)	Schmitt trigger TTL input buffer
12	SDATA	I	Serial audio data input	Schmitt trigger TTL input buffer
13	CFG0	I	Stereo/Mono configuration pin (1:Stereo ; 0: Mono)	Schmitt trigger TTL input buffer
14	CFG1	I	Sub-woofer PWM output enable, high active	Schmitt trigger TTL input buffer

Elite Semiconductor Memory Technology Inc./Elite MicroPower Inc.

Publication Date: Sep. 2011 Revision: 0.3 2/51




15	LRCIN	ı	Left/Right clock input (Fs)	Schmitt trigger TTL input buffer
16	BCLK	I	Bit clock input (64Fs)	Schmitt trigger TTL input buffer
17	PD	I	Power down, low active	Schmitt trigger TTL input buffer
18	ERROR	0	Error status, low active	Open-drain output
19	RESET	I	Reset, low active	Schmitt trigger TTL input buffer
20	SA0	I	I ² C select address 0	Schmitt trigger TTL input buffer
21	SA1	I	I ² C select address 1	Schmitt trigger TTL input buffer
22	SUBA	0	Sub-Woofer PWM output A	
23	SUBB	0	Sub-Woofer PWM output B	
24	SCL	- 1	I ² C serial clock input	Schmitt trigger TTL input buffer
25	SDA	I/O	l ² C bi-directional serial data	Schmitt trigger TTL input buffer
26	DGND	Р	Digital Ground	
27	DVDD	Р	Digital Power	
28	LREX	I	Left/Right channel exchange	Schmitt trigger TTL input buffer
29	SUB_SDATAO	0	Sub-woofer serial audio data output	
30	N.C.	NC		
31	N.C.	NC		
32	N.C.	NC		
33	TEST_1	0	Reserved pin for testing purpose	
34	TEST_2	0	Reserved pin for testing purpose	
35	N.C.	NC		
36	VDDRA	Р	Right channel supply A	
37	RA	0	Right channel output A	
38	N.C.	NC		
39	GNDRA	Р	Right channel ground	
40	GNDRB	Р		
41	RB	0	Right channel output B	
42	VDDRB	Р	Right channel supply B	
43	VDDLB	Р	Left channel supply B	
44	LB	0	Left channel output B	
45	GNDLB	Р		
46	GNDLA	Р	Left channel ground	
47	N.C.	NC		
48	LA	0	Left channel output A	

Publication Date: Sep. 2011 Revision: 0.3 3/51



Functional Block Diagram



Ordering Information

Product ID	Package	Packing / MPQ	Comments
AD82586-LE48NAY	E-LQFP-48L 7x7 mm	2.5K Units / Small Box (250 Units / Tray, 10 Trays / Small Box)	Green

Available Package

Package Type	Device No.	$\theta_{ja}(^{\circ}\!C/W)$	Ψ _{jt} (°C/ W)	θ jc(°C/W)	Exposed Thermal Pad
7x7 48L E-LQFP	AD82586	27.4	1.33	6.0	Yes (Note1)

- Note 1.1: The thermal pad is located at the bottom of the package. To optimize thermal performance, soldering the thermal pad to the PCB's ground plane is suggested.
- Note 1.2: \mathcal{O}_{ja} is measured on a room temperature (T_A =25 \mathcal{C}), natural convection environment test board, which is constructed with a thermally efficient, 4-layers PCB (2S2P). The measurement is tested using the JEDEC51-5 thermal measurement standard.
- Note 1.3: θ_{jc} represents the heat resistance for the heat flow between the chip and the package's top surface.
- Note 1.4: Ψ_{jt} represents the heat resistance for the heat flow between the chip and the exposed pad's center.

Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units
DVDD	Supply for Digital Circuit	0	3.6	V
VDDL/R	Supply for Driver Stage	0	30	V
Vi	Input Voltage	-0.3	3.6	V
T _{stg}	Storage Temperature	-65	150	°C
T _a	Ambient Operating Temperature	0	70	°C

Publication Date: Sep. 2011 Revision: 0.3 4/51

Recommended Operating Conditions

Symbol	Parameter	Тур	Units
DVDD	Supply for Digital Circuit	3.15~3.45	V
VDDL/R	Supply for Driver Stage	10~26	V
T _a	Ambient Operating Temperature	0~70	°C

Digital Characteristics

Symbol	Parameter	Min	Тур	Max	Units
V_{IH}	High-Level Input Voltage	2.0			V
V _{IL}	Low-Level Input Voltage			0.8	V
V _{OH}	High-Level Output Voltage	2.4			V
V _{OL}	Low-Level Output Voltage			0.4	V
Cı	Input Capacitance		6.4		pF

Preliminary

General Electrical Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
I _{PD} (HV)	PVDD Supply Current during Power Down	PVDD=24V			10	uA
I _{PD} (LV)	DVDD Supply Current during Power Down	DVDD=3.3V			10	uA
_	Junction Temperature for Driver Shutdown			160		°C
T _{SENSOR}	Temperature Hysteresis for Recovery from Shutdown			40		°C
UV _H	Under Voltage Disabled (For DVDD)			2.8		V
UV _L	Under Voltage Enabled (For DVDD)			2.7		V
Ddo on	Static Drain-to-Source On-state Resistor, PMOS	PVDD=24V,		295		mΩ
Rds-on	Static Drain-to-Source On-state Resistor, NMOS	PVDD=24V DVDD=3.3V		185		mΩ
	L(R) Channel Over-Current Protection (Note 2)	PVDD=24V		5		Α
I _{SC}	Mono Channel Over-Circuit Protection (Note 2)	Power Down	10		Α	

Note 2: Loudspeaker over-current protection is only effective when loudspeaker drivers are properly connected with external LC filters. Please refer to the application circuit example for recommended LC filter configuration.


Marking Information

AD82586

Line 1 : LOGO

Line 2 : Product no.
Line 3 : Tracking Code

Line 4 : Date Code




Elite Semiconductor Memory Technology Inc./Elite MicroPower Inc.

Publication Date: Sep. 2011 Revision: 0.3 5/51




Application Circuit Example for Stereo



Publication Date: Sep. 2011 Revision: 0.3 6/51



Application Circuit Example for Stereo (Economic type, moderate EMI suppression)





Publication Date: Sep. 2011 Revision: 0.3 7/51

Application Circuit Example for Mono

Note 6: When concerning about short-circuit protection or performance, it is suggested using the choke with its l_{DC} larger than 8A.

Note 7: These capacitors should be placed as close to speaker jack as possible, and their values should be determined according to EMI test results.






Publication Date: Sep. 2011 Revision: 0.3 8/51



Application Circuit Example for stereo with subwoofer PWM output



Publication Date: Sep. 2011 Revision: 0.3 9/51



Electrical Characteristics and Specifications for Loudspeaker

Stereo output


Condition: DVDD =3.3V, VDDL=VDDR=24V, F_s =48kHz, Load=8 Ω with passive LC lowpass filter (L=22 μ H with R_{DC} =0.12 Ω , C=470nF); Input is 1kHz sinewave. Volume is 0dB unless otherwise specified.

Symbol	Parameter	Condition	Input Level	Min	Тур	Max	Units
Po	RMS Output Power (THD+N=10%)	+8dB volume	-6dB		35		W
(Note 9)	RMS Output Power (THD+N=1%)	+8dB volume	-7.8dB		28		W
THD+N	Total Harmonic Distortion + Noise	P _o =21.8W	-1dB		0.37		%
SNR	Signal to Noise Ratio(Note 8)	P _o =21.8W	-1dB		98		dB
DR	Dynamic Range(Note 8)		-60dB		108		dB
PSRR	Power Supply Rejection Ratio		-60dB		60		dB
	Channel Separation	1W @1kHz	-1dB		60		dB
η	Efficiency	TUD: N. 400/	0.10		85		%
"	Efficiency at Power Saving Mode	THD+N=10%	-6dB		88.5		-/0

Note 8: Measured with A-weighting filter.


Note 9: Thermal dissipation is limited by package type and PCB design. The external heat-sink or system cooling method should be adopted for maximum power output.

Total Harmonic Distortion + Noise vs. Output Power (Stereo)




Publication Date: Sep. 2011 Revision: 0.3 10/51


Total Harmonic Distortion + Noise vs. Frequency (Stereo)



Spectrum at Peak SNR (Stereo)



Spectrum at -60dB Signal Input Level (Stereo)




Elite Semiconductor Memory Technology Inc./Elite MicroPower Inc.


Publication Date: Sep. 2011 Revision: 0.3 11/51



Efficiency (Stereo)



Efficiency (Stereo) for Power Saving Mode



Publication Date: Sep. 2011 Revision: 0.3 12/51



Electrical Characteristics and Specifications for Loudspeaker (cont.)

Mono output


Condition: DVDD= 3.3V, VDDL=VDDR=24V, F_S =48kHz, Load=4 Ω with passive LC lowpass filter (L=10 μ H with R_{DC} =0.12 Ω , C=470nF); Input is 1kHz sinewave. Volume is 0dB unless otherwise specified.

Symbol	Parameter	Condition	Input Level	Min	Тур	Max	Units
Po	RMS Output Power (THD+N=10%)	+8dB volume	-5.8dB		69		W
(Note 9)	RMS Output Power (THD+N=1%)	+8dB volume	-7.8dB		56		W
THD+N	Total Harmonic Distortion + Noise	P _o =44W	-1dB		0.4		%
SNR	Signal to Noise Ratio(Note 8)	P _o =44W	-1dB		97		dB
DR	Dynamic Range(Note 8)		-60dB		106		dB
PSRR	Power Supply Rejection Ratio		-60dB		60		dB
η	Efficiency	TUD: N=400/	040		86		%
"/	Efficiency at Power Saving Mode	THD+N=10%	0dB		86.5		70

Note 8: Measured with A-weighting filter.

Note 9: Thermal dissipation is limited by package type and PCB design. The external heat-sink or system cooling method should be adopted for maximum power output.


Total Harmonic Distortion + Noise vs. Output Power (Mono)




Publication Date: Sep. 2011 Revision: 0.3 13/51




Total Harmonic Distortion + Noise vs. Frequency (Mono)



Spectrum at Peak SNR (Mono)



Spectrum at -60dB Signal Input Level (Mono)




Elite Semiconductor Memory Technology Inc./Elite MicroPower Inc.


Publication Date: Sep. 2011 Revision: 0.3 14/51



Efficiency (Mono)



Efficiency (Mono) for Power Saving Mode



Publication Date: Sep. 2011 Revision: 0.3 15/51

LSB



Interface configuration

- I²S

 LRCIN

 Left

 Right

 BCLK

 SDATA

 MSB

 LSB

 MSB

 Right

 Right

 Right

 Right

 LEft


 Right

 Right

- Timing Relationship (Using I²S format as an example)


BCLK

SDATA



Symbol	Parameter	Min	Тур	Max	Units
t_{LR}	LRCIN Period (1/F _S)	10.41		31.25	μS
t _{BL}	BCLK Rising Edge to LRCIN Edge	50			ns
t _{LB}	LRCIN Edge to BCLK Rising Edge	50			ns
t _{BCC}	BCLK Period (1/64F _S)	162.76		488.3	ns
t _{BCH}	BCLK Pulse Width High	81.38		244	ns
t _{BCL}	BCLK Pulse Width Low	81.38		244	ns
t _{DS}	SDATA Set-Up Time	50			ns
t _{DH}	SDATA Hold Time	50			ns

I²C Timing



Doromotor	Cymphal	Standard	d Mode	Fast Mo	Unit	
Parameter	Symbol	MIN.	MAX.	MIN.	MAX.	Unit
SCL clock frequency	f _{SCL}	0	100	0	400	kHz
Hold time for repeated START condition	t _{HD,STA}	4.0		0.6		μS
LOW period of the SCL clock	t _{LOW}	4.7		1.3		μS
HIGH period of the SCL clock	t _{HIGH}	4.0		0.6		μS
Setup time for repeated START condition	t _{SU;STA}	4.7		0.6		μS
Hold time for I ² C bus data	t _{HD;DAT}	0	3.45	0	0.9	μS
Setup time for I ₂ C bus data	t _{SU;DAT}	250		100		ns
Rise time of both SDA and SDL signals	t _r		1000	20+0.1Cb	300	ns
Fall time of both SDA and SDL signals	t _f		300	20+0.1Cb	300	ns
Setup time for STOP condition	t _{SU;STO}	4.0		0.6		μS
Bus free time between STOP and the next	+	4.7		1.3		0
START condition	t _{BUF}	4.7		1.3		μS
Capacitive load for each bus line	C _b		400		400	pF
Noise margin at the LOW level for each	W	0.11/		0.4\/		V
connected device (including hysteresis)	V_{nL}	0.1V _{DD}		0.1V _{DD}		V
Noise margin at the HIGH level for each	V	0.2V _{DD}		0.2V _{DD}		V
connected device (including hysteresis)	V_{nH}	U.ZVDD		U.ZVDD		V

Publication Date: Sep. 2011 Revision: 0.3 17/51



Operation Description

Operation modes

(i) Without I²C control

The default settings, Bass, Treble, EQ, Volume, DRC, PLL, Subwoofer Bandwidth, ..., and Sub-woofer gain are applied to register table content when using AD82586 without I²C control. The more information about default settings, please refer to the highlighted column of register table section.

(ii) With I²C control


When using I²C control, user can program suitable parameters into AD82586 for their specific applications. Please refer to the register table section to get the more detail.

Reset

When the \overline{RESET} pin is lowered, AD82586 will clear the stored data and reset the register table to default values. AD82586 will exit reset state at the 256th MCLK cycle after the \overline{RESET} pin is raised to high.

Power down control

AD82586 has a built-in volume fade-in/fade-out design for PD/Mute function. The relative PD timing diagrams for loudspeakers are shown below.



AD82586 will detect \overline{PD} pin once an LRCIN cycle. When AD82586 detects 9 consecutive zeros, it will execute a fade-out procedure. The volume level will be decreased to - ∞ dB in several LRCIN cycles. Once the fade-out procedure is finished, AD82586 will turn off the power stages, clock signals (for digital circuits) and current (for analog circuits). After \overline{PD} pin is pulled low, AD82586 requires 256 LRCIN clocks to finish the forementioned work before entering power down state. Users can not program AD82586 during power down state. Also all settings in the registers will remain intact unless DVDD is removed.

Publication Date: Sep. 2011 Revision: 0.3 18/51



When AD82586 detect 9 consecutive ones from PD pin, the PD function will be disabled and a fade-in procedure is then executed. If the PD signal is removed during the fade-out procedure (above, right figure), AD82586 will still execute the fade-in procedure. In addition, AD82586 will establish the analog circuits' bias current and send the clock signals to digital circuits. Afterwards, AD82586 will return to its normal status.

Internal PLL (PLL)

AD82586 has a built-in PLL internally. When the external MCLK clock is high quality enough, you can bypass the PLL function by pulling the PLL pin high. Otherwise, the internal PLL with an external reference MCLK is highly recommended.

Self-protection circuits

AD82586 has built-in protection circuits including thermal, short-circuit and under-voltage detection circuits.

- (i) When the internal junction temperature is higher than 160° C, power stages will be turned off and AD82586 will return to normal operation once the temperature drops to 120° C. The temperature values may vary around 10%.
- (ii) The short-circuit protection circuit protects the output stage when the wires which are connected to loudspeakers are shorted to each other or GND/VDD. For normal 24V operations, the current flowing through the power stage will be less than 5A for stereo configuration or less than 10A for mono configuration. Otherwise, the short-circuit detectors may pull the $\overline{\text{ERROR}}$ pin to DGND, disabling the output stages. When the over-temperature or short-circuit condition occurs, the open-drain $\overline{\text{ERROR}}$ pin will be pulled low and latched into ERROR state.

Once the over-temperature or short-circuit condition is removed, AD82586 will exit ERROR state when one of the following conditions is met: (1) \overline{RESET} pin is pulled low, (2) \overline{PD} pin is pulled low, (3) Master mute is enabled through the I²C interface.

(iii) Once the DVDD voltage is lower than 2.7V, AD82586 will turn off its loudspeaker power stages and cease the operation of digital processing circuits. When DVDD becomes larger than 2.8V, AD82586 will return to normal operation.

Publication Date: Sep. 2011 Revision: 0.3 19/51




Anti-pop design

AD82586 will generate appropriate control signals to suppress pop sounds during initial power on/off, power down/up, mute, and volume level changes.

Power on sequence

Hereunder is AD82581's power on sequence. Please note that we suggested users set DEF pin at low state initially, and than give a de-mute command via I²C when the whole system is stable.



Note. Set DEF pin at low state initially

•3D surround sound

AD82586 provides the virtual surround sound technology with greater separation and depth voice quality for stereo signals.

Publication Date: Sep. 2011 Revision: 0.3 20/51





Output configuration

AD82586 can be configured to Stereo or Mono mode by the pin of CFG0. If the sub-woofer PWM signal is required on your applications, you can select it from the pin of CFG1 to enable it.

CFG1	CFG0	Configuration Mode	
0	0	Mono	
0	1	Stereo	
1	1	Stereo with subwoofer output	

Configuration figures:







I²C-Bus Transfer Protocol

Introduction

AD82586 employs I²C-bus transfer protocol. Two wires, serial data and serial clock carry information between the devices connected to the bus. Each device is recognized by a unique 7-bit address and can operate as either a transmitter or a receiver. The master device initiates a data transfer and provides the serial clock on the bus. AD82586 is always an I²C slave device.

Protocol

START and STOP condition

START is identified by a high to low transition of the SDA signal.. A START condition must precede any command for data transfer. A STOP is identified by a low to high transition of the SDA signal. A STOP condition terminates communication between AD82586 and the master device on the bus. In both START and STOP, the SCL is stable in the high state.

Data validity


The SDA signal must be stable during the high period of the clock. The high or low change of SDA only occurs when SCL signal is low. AD82586 samples the SDA signal at the rising edge of SCL signal.

Device addressing

The master generates 7-bit address to recognize slave devices. When AD82586 receives 7-bit address matched with 0110x0y (where x and y can be selected by external SA0 and SA1 pins, respectively), AD82586 will acknowledge at the 9th bit (the 8th bit is for R/W bit). The bytes following the device identification address are for AD82586 internal sub-addresses.

Data transferring

Each byte of SDA signaling must consist of 8 consecutive bits, and the byte is followed by an acknowledge bit. Data is transferred with MSB first, as shown in the figure below. In both write and read operations, AD82586 supports both single-byte and multi-byte transfers. Refer to the figure below for detailed data-transferring protocol.




Publication Date: Sep. 2011 Revision: 0.3 22/51



Register Table

The AD82586's audio signal processing data flow is shown below. Users can control these functions by programming appropriate settings in the register table. In this section, the register table is summarized first. The definition of each register follows in the next section.



Address	Name	B[7]	B[6]	B[5]	B[4]	B[3]	B[2]	B[1]	B[0]
0X00	SCTL1	IF[2]	IF[1]	IF[0]		Rese	erved		LREXC
0X01	SCTL2	Rese	erved	FS[1]	FS[0]	PMF[3]	PMF[2]	PMF[1]	PMF[0]
0X02	SCTL3	EN_CLKO		Reserved		MMUTE	CM1	CM2	CM3
0X03	MVOL	MV[7]	MV[6]	MV[5]	MV[4]	MV[3]	MV[2]	MV[1]	MV[0]
0X04	C1VOL	C1V[7]	C1V[6]	C1V[5]	C1V[4]	C1V[3]	C1V[2]	C1V[1]	C1V[0]
0X05	C2VOL	C2V[7]	C2V[6]	C2V[5]	C2V[4]	C2V[3]	C2V[2]	C2V[1]	C2V[0]
0X06	C3VOL	C3V[7]	C3V[6]	C3V[5]	C3V[4]	C3V[3]	C3V[2]	C3V[1]	C3V[0]
0X07	BTONE		Reserved		BTC[4]	BTC[3]	BTC[2]	BTC[1]	BTC[0]
0X08	TTONE		Reserved		TTC[4]	TTC[3]	TTC[2]	TTC[1]	TTC[0]
0X09	AUTO1		Rese	erved		XO[3]	XO[2]	XO[1]	XO[0]
0X0A	SCTL4	SRBP	BTE	Reserved	ZDE	EQL	PSL	DSPB	HPB
0X0B	C1CFG		Reserved				C1DRCBP	C1HPFBP	C1VBP
0X0C	C2CFG		Reserved			C2DRCBP	C2HPFBP	C2VBP	
0X0D	C3CFG		Reserved			C3DRCBP	C3HPFBP	C3VBP	

Elite Semiconductor Memory Technology Inc./Elite MicroPower Inc.

Publication Date: Sep. 2011 Revision: 0.3 23/51

DX0E										
OX10	0X0E	LAR	LA[3]	LA[2]	LA[1]	LA[0]	LR[3]	LR[2]	LR[1]	LR[0]
DX11	0X0F	LATRT	LAT[3]	LAT[2]	LAT[1]	LAT[0]	LRT[3]	LRT[2]	LRT[1]	LRT[0]
DX12	0X10	ERDLY				Rese	erved			
OX13 ZDCFG Reserved ZD_LEVEL[1] ZD_LEVEL[0] ZD_GAIN[0] ZD_GAIN[0] OX14 CFADDR Reserved CFA[6] CFA[5] CFA[4] CFA[3] CFA[2] CFA[1] CFA[0] OX15 A1CF1 C18[23] C18[22] C18[21] C18[20] C18[19] C18[19] C18[19] C18[19] C18[19] OX16 A1CF2 C18[15] C18[14] C18[13] C18[12] C18[11] C18[10] C18[19] C18[19] C18[19] OX17 A1CF3 C18[7] C18[10] C18[6] C18[6] C18[4] C18[3] C18[2] C18[1] C18[10] OX18 A2CF1 C28[23] C28[22] C28[21] C28[20] C28[19] OX14 A2CF3 C28[7] C28[10] C28[10] C28[10] C28[10] C28[10] C28[10] C28[10] C28[10] OX18 B1CF1 C38[23] C38[22] C38[21] C38[21] C38[20] C38[19] C38[19] C38[19] C38[19] C38[19] C38[19] OX1C B1CF2 C38[15] C38[14] C38[13] C38[12] C38[11] C38[10] C38[10] C38[10] OX1D B1CF3 C38[10] C38[10] C38[10] C38[10] C38[10] OX1E B2CF1 C48[23] C48[22] C48[21] C48[20] C48[19] C48[19] C48[10] C48[10] OX1F B2CF2 C48[15] C48[14] C48[13] C48[12] C48[11] C48[10] C48[10] C48[10] OX2D B2CF3 C48[10] C48[10]	0X11	SCTL5	Rese	erved	SW_RSTB	Rese	erved	DIS_MCLK_DET	QT_EN	PWM_SEL
OX14	0X12	HVUV		Rese	erved		HV_UVSEL [3]	HV_UVSEL [2]	HV_UVSEL [1]	HV_UVSEL [0]
OX15	0X13	ZDCFG		Rese	erved		ZD_LEVEL[1]	ZD_LEVEL[0]	ZD_GAIN[1]	ZD_GAIN[0]
OX16	0X14	CFADDR	Reserved	CFA[6]	CFA[5]	CFA[4]	CFA[3]	CFA[2]	CFA[1]	CFA[0]
OX17	0X15	A1CF1	C1B[23]	C1B[22]	C1B[21]	C1B[20]	C1B[19]	C1B[18]	C1B[17]	C1B[16]
OX18	0X16	A1CF2	C1B[15]	C1B[14]	C1B[13]	C1B[12]	C1B[11]	C1B[10]	C1B[9]	C1B[8]
OX19	0X17	A1CF3	C1B[7]	C1B[6]	C1B[5]	C1B[4]	C1B[3]	C1B[2]	C1B[1]	C1B[0]
OX1A A2CF3 C2B[7] C2B[6] C2B[6] C2B[4] C2B[3] C2B[2] C2B[1] C2B[0] OX1B B1CF1 C3B[23] C3B[22] C3B[21] C3B[20] C3B[19] C3B[18] C3B[17] C3B[16] OX1C B1CF2 C3B[15] C3B[14] C3B[13] C3B[12] C3B[11] C3B[10] C3B[9] C3B[8] OX1D B1CF3 C3B[7] C3B[6] C3B[6] C3B[6] C3B[4] C3B[3] C3B[2] C3B[2] C3B[1] C3B[0] OX1E B2CF1 C4B[23] C4B[22] C4B[21] C4B[20] C4B[19] C4B[18] C4B[17] C4B[16] OX1F B2CF2 C4B[15] C4B[14] C4B[13] C4B[12] C4B[11] C4B[10] C4B[9] C4B[8] OX20 B2CF3 C4B[7] C4B[6] C4B[6] C4B[6] C4B[6] C4B[6] C4B[6] C4B[6] OX21 A0CF1 C5B[23] C5B[22] C5B[21] C5B[20] C5B[19] C5B[18] C5B[17] C5B[16] OX22 A0CF2 C5B[15] C5B[14] C5B[13] C5B[12] C5B[11] C5B[11] C5B[10] C5B[9] C5B[8] OX23 A0CF3 C5B[7] C5B[6] C5B[6] C5B[6] C5B[6] C5B[6] C5B[6] OX24 CFUD Reserved RA R1 WA W1 OX25 FDCFG Reserved OX26 MBIST Reserved OX27 Status Reserved OX28 PWM_CT RL OX29 TM_CTR Reserved OX29 TM_CTR Reserved OX20 TM_CTR Reserved OX20 TM_CTR Reserved OX21 CT_SW_LEVEL OT_SW_LEVEL OT_SW_L	0X18	A2CF1	C2B[23]	C2B[22]	C2B[21]	C2B[20]	C2B[19]	C2B[18]	C2B[17]	C2B[16]
OX1B B1CF1 C3B[23] C3B[22] C3B[21] C3B[20] C3B[19] C3B[18] C3B[17] C3B[16] OX1C B1CF2 C3B[15] C3B[14] C3B[13] C3B[12] C3B[11] C3B[10] C3B[9] C3B[9] OX1D B1CF3 C3B[7] C3B[6] C3B[5] C3B[4] C3B[3] C3B[2] C3B[1] C3B[0] OX1E B2CF1 C4B[23] C4B[22] C4B[21] C4B[20] C4B[19] C4B[18] C4B[17] C4B[16] OX1F B2CF2 C4B[15] C4B[14] C4B[13] C4B[10] C4B[16] C4B[16] OX20 B2CF3 C4B[7] C4B[6] C4B[5] C4B[4] C4B[3] C4B[2] C4B[1] C4B[1] OX21 A0CF1 C5B[23] C5B[22] C5B[20] C5B[16] C5B[16] C5B[17] C5B[16] C5B[11] C5B[10] C5B[1] C5B[1] C5B[1] C5B[1] C5B[1] C5B[1] C5B[1] C5B[1] C5B[1] C5B[2] <	0X19	A2CF2	C2B[15]	C2B[14]	C2B[13]	C2B[12]	C2B[11]	C2B[10]	C2B[9]	C2B[8]
OX1C B1CF2 C3B[15] C3B[14] C3B[13] C3B[12] C3B[11] C3B[10] C3B[9] C3B[8] OX1D B1CF3 C3B[7] C3B[6] C3B[6] C3B[5] C3B[4] C3B[3] C3B[2] C3B[1] C3B[0] OX1E B2CF1 C4B[23] C4B[22] C4B[21] C4B[20] C4B[19] C4B[18] C4B[17] C4B[6] OX1F B2CF2 C4B[15] C4B[14] C4B[13] C4B[12] C4B[11] C4B[10] C4B[8] C4B[8] OX20 B2CF3 C4B[7] C4B[6] C4B[6] C4B[4] C4B[3] C4B[2] C4B[1] C4B[0] OX21 A0CF1 C5B[23] C5B[22] C5B[21] C5B[20] C5B[19] C5B[18] C5B[17] C5B[6] OX22 A0CF2 C5B[15] C5B[6] C5B[6] C5B[1] C5B[1] C5B[1] C5B[0] C5B[1] C5B[1] C5B[1] C5B[1] C5B[1] C5B[1] C5B[1] C5B[1] C5B[1] C5B[1]<	0X1A	A2CF3	C2B[7]	C2B[6]	C2B[5]	C2B[4]	C2B[3]	C2B[2]	C2B[1]	C2B[0]
0X1D B1CF3 C3B[7] C3B[6] C3B[5] C3B[4] C3B[3] C3B[2] C3B[1] C3B[0] 0X1E B2CF1 C4B[23] C4B[22] C4B[21] C4B[20] C4B[19] C4B[18] C4B[17] C4B[16] 0X1F B2CF2 C4B[15] C4B[14] C4B[13] C4B[12] C4B[10] C4B[9] C4B[8] 0X20 B2CF3 C4B[7] C4B[6] C4B[5] C4B[4] C4B[3] C4B[2] C4B[1] C4B[0] 0X21 A0CF1 C5B[23] C5B[22] C5B[21] C5B[20] C5B[19] C5B[18] C5B[17] C5B[6] 0X22 A0CF2 C5B[15] C5B[14] C5B[13] C5B[12] C5B[10] C5B[9] C5B[8] 0X23 A0CF3 C5B[7] C5B[6] C5B[5] C5B[4] C5B[3] C5B[2] C5B[1] C5B[0] 0X24 CFUD Reserved Reserved 0X26 MBIST Reserved Reserved 0X28 T	0X1B	B1CF1	C3B[23]	C3B[22]	C3B[21]	C3B[20]	C3B[19]	C3B[18]	C3B[17]	C3B[16]
0X1E B2CF1 C4B[23] C4B[22] C4B[21] C4B[20] C4B[19] C4B[18] C4B[17] C4B[16] 0X1F B2CF2 C4B[15] C4B[14] C4B[13] C4B[12] C4B[11] C4B[10] C4B[9] C4B[8] 0X20 B2CF3 C4B[7] C4B[6] C4B[5] C4B[4] C4B[3] C4B[2] C4B[1] C4B[0] 0X21 A0CF1 C5B[23] C5B[22] C5B[21] C5B[20] C5B[19] C5B[18] C5B[17] C5B[16] 0X22 A0CF2 C5B[15] C5B[14] C5B[13] C5B[12] C5B[11] C5B[10] C5B[8] 0X23 A0CF3 C5B[7] C5B[6] C5B[6] C5B[4] C5B[3] C5B[2] C5B[1] C5B[0] 0X24 CFUD Reserved RA R1 WA W1 0X25 FDCFG Reserved Reserved 0X28 PWM_CT Reserved Reserved 0X29 TM_CTR Reserved QT_SW_LEV	0X1C	B1CF2	C3B[15]	C3B[14]	C3B[13]	C3B[12]	C3B[11]	C3B[10]	C3B[9]	C3B[8]
0X1F B2CF2 C4B[15] C4B[14] C4B[13] C4B[12] C4B[11] C4B[10] C4B[9] C4B[8] 0X20 B2CF3 C4B[7] C4B[6] C4B[5] C4B[4] C4B[3] C4B[2] C4B[1] C4B[0] 0X21 A0CF1 C5B[23] C5B[22] C5B[21] C5B[20] C5B[19] C5B[18] C5B[17] C5B[16] 0X22 A0CF2 C5B[15] C5B[14] C5B[12] C5B[11] C5B[9] C5B[8] 0X23 A0CF3 C5B[7] C5B[6] C5B[5] C5B[4] C5B[3] C5B[2] C5B[1] C5B[0] 0X24 CFUD Reserved RA R1 WA W1 0X25 FDCFG Reserved Reserved 0X27 Status Reserved 0X28 PWM_CT RL Reserved Reserved 0X29 TM_CTR L CT_SW_LEVEL QT_SW_LEVEL QT_SW_LEVEL QT_SW_LEVEL QT_SW_LEVEL QT_SW_LEVEL QT_SW_LEVEL QT_SW_LEVEL <	0X1D	B1CF3	C3B[7]	C3B[6]	C3B[5]	C3B[4]	C3B[3]	C3B[2]	C3B[1]	C3B[0]
0X20 B2CF3 C4B[7] C4B[6] C4B[5] C4B[4] C4B[3] C4B[2] C4B[1] C4B[0] 0X21 A0CF1 C5B[23] C5B[22] C5B[21] C5B[20] C5B[19] C5B[18] C5B[17] C5B[16] 0X22 A0CF2 C5B[15] C5B[14] C5B[13] C5B[11] C5B[10] C5B[8] 0X23 A0CF3 C5B[7] C5B[6] C5B[5] C5B[4] C5B[3] C5B[2] C5B[1] C5B[0] 0X24 CFUD Reserved RA R1 WA W1 0X25 FDCFG Reserved 0X26 MBIST Reserved 0X27 Status Reserved 0X28 PWM_CT RL Reserved 0X29 TM_CTR L Reserved 0X2A QT_SW_LE QT_SW_LEVEL	0X1E	B2CF1	C4B[23]	C4B[22]	C4B[21]	C4B[20]	C4B[19]	C4B[18]	C4B[17]	C4B[16]
0X21 A0CF1 C5B[23] C5B[22] C5B[21] C5B[20] C5B[19] C5B[18] C5B[17] C5B[16] 0X22 A0CF2 C5B[15] C5B[14] C5B[13] C5B[12] C5B[11] C5B[10] C5B[9] C5B[8] 0X23 A0CF3 C5B[7] C5B[6] C5B[5] C5B[4] C5B[3] C5B[2] C5B[1] C5B[0] 0X24 CFUD Reserved RA R1 WA W1 0X25 FDCFG Reserved 0X26 MBIST Reserved 0X27 Status Reserved 0X28 RL Reserved 0X29 TM_CTR L Reserved Reserved 0X2A QT_SW_LE QT_SW_LEVEL	0X1F	B2CF2	C4B[15]	C4B[14]	C4B[13]	C4B[12]	C4B[11]	C4B[10]	C4B[9]	C4B[8]
0X22 A0CF2 C5B[15] C5B[14] C5B[13] C5B[12] C5B[11] C5B[10] C5B[9] C5B[8] 0X23 A0CF3 C5B[7] C5B[6] C5B[5] C5B[4] C5B[3] C5B[2] C5B[1] C5B[0] 0X24 CFUD Reserved RA R1 WA W1 0X25 FDCFG Reserved 0X26 MBIST Reserved 0X27 Status Reserved 0X28 PWM_CT RL Reserved 0X29 TM_CTR L Reserved 0X2A QT_SW_LE QT_SW_LEVEL	0X20	B2CF3	C4B[7]	C4B[6]	C4B[5]	C4B[4]	C4B[3]	C4B[2]	C4B[1]	C4B[0]
0X23 A0CF3 C5B[7] C5B[6] C5B[5] C5B[4] C5B[3] C5B[2] C5B[1] C5B[0] 0X24 CFUD Reserved RA R1 WA W1 0X25 FDCFG Reserved 0X26 MBIST Reserved 0X27 Status Reserved 0X28 PWM_CT RL Reserved 0X29 TM_CTR L Reserved 0X29 TM_CTR L Reserved 0X2A QT_SW_LE QT_SW_LEVEL QT_SW_LEVEL </td <td>0X21</td> <td>A0CF1</td> <td>C5B[23]</td> <td>C5B[22]</td> <td>C5B[21]</td> <td>C5B[20]</td> <td>C5B[19]</td> <td>C5B[18]</td> <td>C5B[17]</td> <td>C5B[16]</td>	0X21	A0CF1	C5B[23]	C5B[22]	C5B[21]	C5B[20]	C5B[19]	C5B[18]	C5B[17]	C5B[16]
0X24 CFUD Reserved RA R1 WA W1 0X25 FDCFG Reserved 0X26 MBIST Reserved 0X27 Status Reserved 0X28 PWM_CT RL Reserved 0X29 TM_CTR L Reserved 0X2A QT_SW_LE QT_SW_LEVEL QT_SW_LEVEL <td>0X22</td> <td>A0CF2</td> <td>C5B[15]</td> <td>C5B[14]</td> <td>C5B[13]</td> <td>C5B[12]</td> <td>C5B[11]</td> <td>C5B[10]</td> <td>C5B[9]</td> <td>C5B[8]</td>	0X22	A0CF2	C5B[15]	C5B[14]	C5B[13]	C5B[12]	C5B[11]	C5B[10]	C5B[9]	C5B[8]
0X25 FDCFG Reserved 0X26 MBIST Reserved 0X27 Status Reserved 0X28 PWM_CT RL Reserved 0X29 TM_CTR L Reserved 0X29 QT_SW_LEVEL QT_SW_	0X23	A0CF3	C5B[7]	C5B[6]	C5B[5]	C5B[4]	C5B[3]	C5B[2]	C5B[1]	C5B[0]
0X26 MBIST Reserved 0X27 Status Reserved 0X28 PWM_CT RL Reserved 0X29 TM_CTR L Reserved 0X29 QT_SW_LE QT_SW_LEVEL QT_SW_LEVEL<	0X24	CFUD		Rese	erved		RA	R1	WA	W1
0X27 Status Reserved 0X28 PWM_CT RL Reserved 0X29 TM_CTR L Reserved 0X29 QT_SW_LE QT_SW_LEVEL QT_SW_LEVEL QT_SW_LEVEL QT_SW_LEVEL QT_SW_LEVEL QT_SW_LEVEL	0X25	FDCFG				Rese	erved			
0X28 PWM_CT RL Reserved 0X29 TM_CTR L Reserved 0X2A QT_SW_LE QT_SW_LEVEL	0X26	MBIST				Rese	erved			
0X28 Reserved 0X29 TM_CTR L Reserved 0X29 Reserved Reserved QT_SW_LEVEL QT_	0X27	Status				Rese	erved			
RL	0738	PWM_CT				Poss	arved			
0X29 Reserved L QT_SW_LE QT_SW_LEVEL <	0/20	RL		Reserved						
L QT_SW_LE QT_SW_LEVEL QT_SW_	UX30	TM_CTR				Rese				
0X2A Reserved	0/29	L		Reserved						
	0X2A	QT_SW_LE		Reserved		QT_SW_LEVEL	QT_SW_LEVEL	QT_SW_LEVEL	QT_SW_LEVEL	QT_SW_LEVEL
	J, (<u>L</u>) (VEL				[4]	[3]	[2]	[1]	[0]

Publication Date: Sep. 2011 Revision: 0.3 24/51



Detail Description for Register

Note that the highlighted columns are default values of these tables. If there is no highlighted value, the default setting of this bit is determined by the external pin.

Address 0 : State control 1

AD82586 supports multiple serial data input formats including I²S, Left-alignment and Right-alignment. These formats are selected by users via bit7~bit5 of address 0. The left/right channels can be exchanged to each other by programming to address 0/bit0, LREXC.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION	
			000	I ² S 16-24 bits	
			001	Left-alignment 16-24 bits	
D[7:5]	IF[2:0]	Input Format	010	Right-alignment 16 bits	
B[7:5]	11-[2.0]	Input Format	011	Right-alignment 18 bits	
				100	Right-alignment 20 bits
				Right-alignment 24 bits	
B[4]		Reserved			
B[3]		Reserved			
B[2]		Reserved			
B[1]		Reserved			
DIO1	B[0] LREXC	Left/Right (L/R)	0	No exchanged	
D[U]		Channel exchanged	1	L/R exchanged	

Address 1 : State control 2

AD82586 has a built-in PLL which can be bypassed by pulling the PLL pin High. When PLL is bypassed, AD82586 only supports 1024x, 512x and 256x MCLK/Fs ratio for Fs is 32/44.1/48kHz, 64/88.2/96kHz, and 128/176.4/192kHz respectively. When PLL is enabled, multiple MCLK/Fs ratios are supported. Detail setting is shown in the following table.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:6]		Reserved		
			00	32/44.1/48kHz
B[5:4]	FS[1:0]	Sampling Frequency	01	64/88.2/96kHz
			1x	128/176.4/192kHz

Publication Date: Sep. 2011 Revision: 0.3 25/51



Multiple MCLK/FS ratio setting table

BIT	NAME	DESCRIPTION	VALUE	B[5:4]=00	B[5:4]=01	B[5:4]=1x					
					0000	1024x	512x	256x			
			0001	64x	64x	64x					
			0010	128x	128x	128x					
		MCLK/Fs - setup when	0011	192x	192x	192x					
			setup when	setup when		F	Reset Default	Reset Default	Reset Default		
B[3:0]	PMF[3:0]				0100	(256x)	(256x)	(256x)			
			0101	384x	384x						
		bypassed -	0110	512x	512x						
			l						0111	576x	
			1000	768x	Reserved						
			1001	1024x							

Address 2 : State control 3

AD82586 has mute function including master mute and channel mute. When master mute is enabled, all 3 processing channels are muted. User can mute these 3 channels individually by channel mute. When the mute function is enabled or disabled, the fade-out or fade-in process will be initiated.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION	
D[7]	EN_CLK_	PLL Clock Output	0	Disabled	
B[7]	OUT	FLE Clock Output	1	Enabled	
B[6]		Reserved			
B[5]		Reserved			
B[4]		Reserved			
ומו	NALITE	Master Mute	0	All channel not muted	
B[3]	MUTE	Master Mute	1	All channel muted	
ומום	CM1	Channel 1 Mute	0	Ch1 not muted	
B[2]	CIVIT	Charmer i Mule	1	Only Ch1 muted	
D[1]	CM2	Channel 2 Mute	0	Ch2 not muted	
B[1]	CIVIZ	Charmer 2 Mule	1	Only Ch2 muted	
BIOI	CM3	Channel 3 Mute	0	Ch3 not muted	
B[0]	CM3	CM3 Channel 3 Mute	Charmer 3 Mule	1	Only Ch3 muted

Publication Date: Sep. 2011 Revision: 0.3 26/51



Address 3 : Master volume control

AD82586 supports both master-volume (Address 3) and channel-volume control (Address 4, 5 and 6) modes. Both volume control settings range from +12dB ~ -103dB and 0.5dB per step. Note that the master volume control is added to the individual channel volume control as the total volume control. For example, if the master volume level is set at, Level A (in dB unit) and the channel volume level is set at Level B (in dB unit), the total volume control setting is equal to Level A plus with Level B.

-103dB \leq Total volume (Level A + Level B) \leq +24dB.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
			00000000	+12.0dB
			0000001	+11.5dB
			00000010	+11.0dB
			:	:
		//VI7:01 Master Volume	00010111	+0.5dB
BIT[7:0]	MV[7:0]		00011000	0.0dB
611[7.0]	101 7 101	Master volume	00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	-∞dB
			:	:
			11111111	-∞dB

Address 4 : Channel 1 volume

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
			00000000	+12.0dB
			0000001	+11.5dB
			00000010	+11.0dB
			:	:
			00010111	+0.5dB
BIT[7:0]	C1V[7:0]	0] Channel1 Volume	00011000	0.0dB
[0.1]	C1V[1.0]		00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	-∞dB
			:	:
			11111111	-∞dB

Publication Date: Sep. 2011 Revision: 0.3 27/51



• Address 5 : Channel 2 volume

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
			00000000	+12.0dB
			0000001	+11.5dB
			00000010	+11.0dB
			:	:
		Channel2 Volume	00010111	+0.5dB
BIT[7:0]	C2V[7:0]		00011000	0.0dB
B11[7.0]	C2V[1.0]	Charmerz volume	00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	-∞dB
			:	:
			11111111	-∞dB

• Address 6 : Channel 3 volume

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
			00000000	+12.0dB
			0000001	+11.5dB
			00000010	+11.0dB
			:	:
			00010111	+0.5dB
BIT[7:0]	C3V[7:0]	Channel3 Volume	00011000	0.0dB
ып[7.0]	C3V[1.0]	Charmers volume	00011001	-0.5dB
			:	:
			11100110	-103.0dB
			11100111	-∞dB
			:	:
			11111111	-∞dB

Publication Date: Sep. 2011 Revision: 0.3 28/51



• Address 7/8 : Bass/Treble tone boost and cut

Last two sets of EQ can be programmed as bass/treble tone boost and cut. When, register with address-10, bit-6, BTE is set to high, the EQ-7 and EQ-8 will perform as bass and treble respectively. The -3dB corner frequency of bass is 250Hz, and treble is 7kHz. The gain range for both filters is $\pm 12db \sim -12dB$ with 1dB per step.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:5]		Reserved		
			00000	+12dB
			00100	+12dB
			00101	+11dB
			00110	+10dB
			•••	
			01110	+2dB
	BTC[4:0]	The gain setting	01111	+1dB
B[4:0]	/	of	10000	0dB
	TTC[4:0]	boost and cut	10001	-1dB
			10010	-2dB
			11010	-10dB
			11011	-11dB
			11100	-12dB
			•••	
			11111	-12dB

Publication Date: Sep. 2011 Revision: 0.3 29/51

• Address 9 : Bass management crossover frequency

The AD82586 provides bass management crossover frequency selection. A 1st order high-pass filter (channel 1 and 2) and a 2nd order low-pass filter (channel 3) at selected frequency are performed.

Preliminary

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
			0000	80Hz
			0001	100Hz
			0010	120Hz
			0011	140Hz
			0100	160Hz
		XO[3:0] Bass management crossover frequency	0101	180Hz
			0110	200Hz
B[3:0]	12.01		0111	220Hz
Б[3.0]	XO[3.0]		1000	240Hz
			1001	260Hz
			1010	280Hz
			1011	300Hz
			1100	320Hz
			1101	340Hz
			1110	360Hz
			1111	

Publication Date: Sep. 2011 Revision: 0.3 30/51

Address 10 : State control 4

The AD82586 provides this register to configure the audio processing enable or bypass and channel link. The DC blocking high pass and EQ can be enabled of bypass. During the link bit is set to logic high, the post-scale scaling factor or EQ for all of channel can be mapped to channel-1. This provides much simple audio sound processing setup. An automatic zeros detection mute is built-in. If a channel receives 2048 consecutive zero value sample, then this channel is muted when the function is enabled.

Preliminary

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
D[7]	SRBP	Surround hypaes	0	Surround enable
B[7]	SKDF	Surround bypass	1	Surround bypass
DIGI	BTE	Bass/Treble Selection	0	Bass/Treble Disable
B[6]	DIE	enable	1	Bass/Treble Enable
B[5]		Reserved.		
DIAI	ZDE	Automatic zero	0	Zero detection disable
B[4]	ZDE	detection mute enable	1	Zero detection enable
B[3]	EQL	EQL EQ Link		Each channel uses individual EQ
D[3]	EQL	EQ LIIK	1	Use channel-1 EQ
			0	Each channel uses individual
B[2]	PSL	Post-scale link	O	post-scale
			1	Use channel-1 post-scale
B[1]	DSPB	Pre-scale and EQ	0	Pre-scale and EQ enable
ניזט	טסרט	bypass	1	Pre-scale and EQ bypass
B[0]	HPB	DC blocking HPF	0	HPF enable
ارم]	111.0	bypass	1	HPF bypass

Publication Date: Sep. 2011 Revision: 0.3 31/51



• Address 11, 12 and 13: Channel configuration registers

The AD82586 can configure each channel to enable or bypass EQ and channel volume and select the limiter set.

Address 11 and 12; where x=1 or 2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]		Reserved		
B[6]		Reserved		
B[5]		Reserved		
B[4]		Reserved		
Dioi	CVDCDD	Channel X Power	0	Channel PC Enable
B[3]	CXPCBP	Clipping Bypass	1	Channel PC Bypass
וסום	[0] C. DDCDD	Channel x DRC bypass	0	Channel x DRC enable
B[2]	CXDRCBP		1	Channel x DRC bypass
		Channel x bass	0	Channel x HPF enable
B[1]	CxHPFBP	management HPF	1	Channel v HDE hypass
		bypass	_	Channel x HPF bypass
BIOI	CxVBP	Channel x Volume	0	Channel x's master volume operation
B[0]	CXVDP	bypass	1	Channel x's master volume bypass

Address 13

BIT	NAME	DESCRIPTION	VALUE	FUNCTION	
B[7]		Reserved			
B[6]		Reserved			
B[5]		Reserved			
B[4]		Reserved			
DIST	C3PCBP	Channel 3 Power Clipping	0	Channel PC Enable	
B[3]	CSPCBP	Bypass	1	Channel PC Bypass	
DIOI	C3DRCBP	Channel 3 DRC bypass	1	Channel3 DRC bypass	
B[2]	C3DRCBP	B[Z] CSDRCBP	Channel 3 DRC bypass	1	Channel3 DRC bypass
D[1]	C3HPFBP	Channel 3 bass	0	Channel3 LPF enable	
B[1]	COMPLET	management LPF bypass	1	Channel3 LPF bypass	
			0	Channel3 master volume	
DIOI	C3VBP	Channel 3 Volume	U	operation	
B[0]	COVER	bypass	1	Channel3 master volume	
			ı	bypass	

Publication Date: Sep. 2011 Revision: 0.3 32/51

Address 14 : DRC limiter attack/release rate

The AD82586 defines a set of limiter. The attack/release rates are defined as following table.

Preliminary

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
			0000	3 dB/ms
			0001	2.667 dB/ms
			0010	2.182 dB/ms
			0011	1.846 dB/ms
			0100	1.333 dB/ms
			0101	0.889 dB/ms
			0110	
B[7:4]	LA[3:0]	DRC attack rate	0111	0.2264 dB/ms
Б[7.4]	LA[3.0]	DNC attack rate	1000	0.15 dB/ms
			1001	0.1121 dB/ms
			1010	0.0902 dB/ms
			1011	0.0752 dB/ms
			1100	0.0645 dB/ms
			1101	0.0563 dB/ms
			1110	0.0501 dB/ms
			1111	0.0451 dB/ms
			0000	0.5106 dB/ms
			0001	0.1371 dB/ms
			0010	0.0743 dB/ms
			0011	0.0499 dB/ms
			0100	0.0360 dB/ms
			0101	0.0299 dB/ms
			0110	0.0264 dB/ms
DI3:01	I DIS-01	DRC release rate	0111	0.0208 dB/ms
B[3:0]	LR[3:0]	DRC release rate	1000	0.0198 dB/ms
			1001	0.0172 dB/ms
			1010	0.0147 dB/ms
			1011	0.0137 dB/ms
			1100	0.0134 dB/ms
			1101	0.0117 dB/ms
			1110	0.0112 dB/ms
			1111	0.0104 dB/ms

Publication Date: Sep. 2011 Revision: 0.3 33/51



Address 15 : DRC limiter attack/release threshold

The AD82586 defines a set of limiter. The attack/release thresholds are defined as following table.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
			0000	-31 dB
			0001	-29 dB
			0010	-27 dB
			0011	-25 dB
			0100	-23 dB
			0101	-21 dB
			0110	-19 dB
B[7:4]	LAT[3:0]	DRC attack threshold	0111	-17 dB
D[7.4]	LA1[3.0]	DIC attack tilleshold	1000	-16 dB
			1001	-15 dB
			1010	-14 dB
			1011	-13 dB
			1100	-12 dB
			1101	-10 dB
			1110	-7 dB
			1111	-4 dB
			0000	Infinite
			0001	-38 dB
			0010	-36 dB
			0011	-33 dB
			0100	-31 dB
			0101	-30 dB
			0110	-28 dB
D[3·0]	LRT[3:0]	DRC release threshold	0111	-26 dB
B[3:0]	LKI[3.0]	DRC release tilleshold	1000	-24 dB
			1001	-22 dB
			1010	-20 dB
			1011	-18 dB
			1100	-15 dB
			1101	-12 dB
			1110	-9 dB
			1111	-6 dB

Publication Date: Sep. 2011 Revision: 0.3 34/51



Address 17 : State control 5

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]		Reserved		
B[6]		Reserved		
B[5]	SW RSTB	Software reset	0	Reset
Б[о]	SW_KSTB	Software reset	1	Normal operation
B[4]		Reserved		
B[3]		Reserved		
וכום	DIS_MCLK_DET	Disable MCLK detect	0	Enable MCLK detect circuit
B[2]	DIS_WCEK_DET	circuit	1	Disable MCLK detect circuit
D[4]	QT EN	Power saving mode	0	Disable
B[1]	Q1_EN	Power saving mode	1	Enable
B[0]	DWW SEI		0	Qua-ternary
P[0]	PWM_SEL PWM modulation	1	Ternary	

Address 18 : PVDD under voltage selection

The AD82586 defines five sets of under voltage level.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
			0000	8.2V
			0001 9.7V	9.7V
B[3:0] HV_	HV UV SEL	UV detection level	0011	13.2 V
	TIV_OV SLL		0100	15.5 V
			1100	19.5 V
			Others	9.7V

Publication Date: Sep. 2011 Revision: 0.3 35/51



Address 19: Zero detection level selection

This register is to define zero detection level selection.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]		Reserved		
B[6]		Reserved		
B[5]		Reserved		
B[4]		Reserved		
			00	signal = 0
B[3:2]	ZD_LEVEL[1:0]	Zero detection level	01	signal <-110dB
D[3.2]	ZD_LEVEL[1.0]	Zero detection level	10	Signal < -100dB
			11	Signal < -90dB
			00	x1/8
B[1:0]	ZD GAIN[1:0]	Zero detection gain	01	x1/4
Б[1.0]	ZD_GAIN[1.0]	level	10	x1/2
			11	Mute

Address 20~36: User-defined coefficients registers

An on-chip RAM in AD82586 stores user-defined EQ and mixing coefficients. The content of this coefficient RAM is indirectly accessed via coefficient registers, which consist of one base address register (address 20), five sets of registers (address 21 to 35) of three consecutive 8-bit entries for each 24-bit coefficient, and one control register (address 36) to control access of the coefficients in the RAM..

Address 20

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]		Reserved		
B[6:0]	CFA[6:0]	Coefficient RAM base	0000000	
D[0.0]	Ci A[0.0]	address	0000000	

Address 21, A1cf1

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
D[7:0] C4D[00:46]	Top 8-bits of			
Б[7.0]	B[7:0] C1B[23:16]	coefficients A1		

Publication Date: Sep. 2011 Revision: 0.3 36/51



Address 22, A1cf2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
D[7:0]	D[7:0] C4D[4E:0]	Middle 8-bits of		
B[7:0] C1B[15:8]	coefficients A1			

Address 23, A1cf3

	BIT	NAME	DESCRIPTION	VALUE	FUNCTION
	B[7:0] C1B[23:16]	Bottom 8-bits of			
		coefficients A1			

Address 24, A2cf1

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
D[7:0]	D[7.0] C2D[22.46]	Top 8-bits of		
B[7:0] C2B[23:16]	coefficients A2			

Address 25, A2cf2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
D[7:0]	0.17.01	Middle 8-bits of		
B[7:0] C2B[15:8]	coefficients A2			

Address 26, A2cf3

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C2B[7:0]	Bottom 8-bits of		
	C2B[7:0]	coefficients A2		

Address 27, B1cf1

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
D[7:0]	D[7:0] C2D[22:46]	Top 8-bits of		
B[7:0] C3B[23:16	coefficients B1			

Address 28, B1cf2

	BIT	NAME	DESCRIPTION	VALUE	FUNCTION
	B[7:0] C3B	C2D[45.0]	Middle 8-bits of		
		C3B[15:8]	coefficients B1		

Publication Date: Sep. 2011 Revision: 0.3 37/51



Address 29, B1cf3

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
D[7:0]	C2D[7:0]	Bottom 8-bits of		
B[7:0] C3B[7:0]	coefficients B1			

Address 30, B2cf1

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
D[7:0]	0.7.01 CADIO2.461	Top 8-bits of		
B[7:0] C4E	C4B[23:16]	coefficients B2		

Address 31, B2cf2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
D[7:0]	D[7:0] C4D[45:0]	Middle 8-bits of		
B[7:0] C4B[15:8]	coefficients B2			

Address 32, B2cf3

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
D[7:0]	D[7:0] C4D[7:0]	Bottom 8-bits of		
B[7:0] C4B[7:0]	coefficients B2			

Address 33, A0cf1

	BIT	NAME	DESCRIPTION	VALUE	FUNCTION
	B[7:0] C5B[2	CED[32:46]	Top 8-bits of		
		C3B[23.10]	coefficients A0		

Address 34, A0cf2

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
D[7:0]	OED[45.0]	Middle 8-bits of		
B[7:0]	C5B[15:8]	coefficients A0		

Address 35, A0cf3

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:0]	C5B[7:0]	Bottom 8-bits of		
		coefficients A0		

Publication Date: Sep. 2011 Revision: 0.3 38/51



Address 36, CfRW

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7:4]		Reserved		
B[3]	RA	Enable of reading a set of	0	Read complete
D[3]	IVA	coefficients from RAM	1	Read enable
וכום	R1	Enable of reading a single	0	Read complete
B[2] R1	Κī	coefficients from RAM	1	Read enable
D[1]	WA	Enable of writing a set of	0	Write complete
B[1] WA		coefficients to RAM	1	Write enable
B[0]	W1	Enable of writing a single	0	Write complete
		coefficient to RAM	1	Write enable




Address 42 : Power saving mode switching level

If the PWM exceeds the programmed switching power level (default 26*40ns), the modulation algorithm will change from quaternary into power saving mode. It results in higher power efficiency during larger power output operations. If the PWM drops below the programmed switching power level, the modulation algorithm will change back to quaternary modulation.

BIT	NAME	DESCRIPTION	VALUE	FUNCTION
B[7]		Reserved		
B[6]		Reserved		
B[5]		Reserved		
		Switching level	11111	62
	QT_SW_LEVEL		11110	60
			:	:
			01111	30
D[4:0]			01110	28
B[4:0]			01101	26
			:	:
			00010	4
			00001	4
			00000	4

Total Harmonic Distortion + Noise vs. Output Power



Publication Date: Sep. 2011 Revision: 0.3 40/51



The procedure to read/write coefficient(s) from/to RAM is as followings:

Read a single coefficient from RAM:

- 1. Write 7-bis of address to I2C address-20
- 2. Write 1 to R1 bit in address-36
- 3. Read top 8-bits of coefficient in I2C address-21
- 4. Read middle 8-bits of coefficient in I2C address-22
- 5. Read bottom 8-bits of coefficient in I2C address-23

Read a set of coefficients from RAM:

- 1. Write 7-bits of address to I2C address-20
- 2. Write 1 to RA bit in address-36
- 3. Read top 8-bits of coefficient A1 in I2C address-21
- 4. Read middle 8-bits of coefficient A1 in I2C address-22
- 5. Read bottom 8-bits of coefficient A1 in I2C address-23
- 6. Read top 8-bits of coefficient A2 in I2C address-24
- 7. Read middle 8-bits of coefficient A2 in I2C address-25
- 8. Read bottom 8-bits of coefficient A2 in I2C address-26
- 9. Read top 8-bits of coefficient B1 in I2C address-27
- 10. Read middle 8-bits of coefficient B1 in I2C address-28
- 11. Read bottom 8-bits of coefficient B1 in I2C address-29
- 12. Read top 8-bits of coefficient B2 in I2C address-30
- 13. Read middle 8-bits of coefficient B2 in I2C address-31
- 14. Read bottom 8-bits of coefficient B2 in I2C address-32
- 15. Read top 8-bits of coefficient A0 in I2C address-33
- 16. Read middle 8-bits of coefficient A0 in I2C address-34
- 17. Read bottom 8-bits of coefficient A0 in I2C address-35

Write a single coefficient from RAM:

- 1. Write 7-bis of address to I2C address-20
- 2. Write top 8-bits of coefficient in I2C address-21
- 3. Write middle 8-bits of coefficient in I2C address-22
- 4. Write bottom 8-bits of coefficient in I2C address-23
- 5. Write 1 to W1 bit in address-36

Publication Date: Sep. 2011 Revision: 0.3 41/51



Write a set of coefficients from RAM:

- 1. Write 7-bits of address to I2C address-20
- 2. Write top 8-bits of coefficient A1 in I2C address-21
- 3. Write middle 8-bits of coefficient A1 in I2C address-22
- 4. Write bottom 8-bits of coefficient A1 in I2C address-23
- 5. Write top 8-bits of coefficient A2 in I2C address-24
- 6. Write middle 8-bits of coefficient A2 in I2C address-25
- 7. Write bottom 8-bits of coefficient A2 in I2C address-26
- 8. Write top 8-bits of coefficient B1 in I2C address-27
- 9. Write middle 8-bits of coefficient B1 in I2C address-28
- 10. Write bottom 8-bits of coefficient B1 in I2C address-29
- 11. Write top 8-bits of coefficient B2 in I2C address-30
- 12. Write middle 8-bits of coefficient B2 in I2C address-31
- 13. Write bottom 8-bits of coefficient B2 in I2C address-32
- 14. Write top 8-bits of coefficient A0 in I2C address-33
- 15. Write middle 8-bits of coefficient A0 in I2C address-34
- 16. Write bottom 8-bits of coefficient A0 in I2C address-35
- 17. Write 1 to WA bit in address-36

Note that: the read and write operation on RAM coefficients works only if LRCIN (pin-15) switching on rising edge. And, before each writing operation, it is necessary to read the address-36 to confirm whether RAM is writable current in first. If the logic of W1 or WA is high, the coefficient writing is prohibited.

Publication Date: Sep. 2011 Revision: 0.3 42/51



User-defined equalizer

The AD82586 has built-in 8-bands parametric EQ for each channel. Each EQ, Users can program suitable coefficients via I²C control interface to get the required audio band frequency response. The transfer function of EQ is:

$$H(z) = \frac{A_0 + A_1 z^{-1} + A_2 z^{-2}}{1 + B_1 z^{-1} + B_2 z^{-2}}$$

The data format of 2's complement binary code for EQ coefficient is 4.20. i.e., 4-bits for integer (MSB is sign bit) and 20-bits for mantissa. The each coefficient range is from 0x800000 (-8) to 0x7FFFFF (+7.999999046325684). These coefficients are stored in User Defined RAM and are referenced in following manner:

$$CHxEQyA0 = A0$$

$$CHxEQyA1 = A1$$

$$CHxEQyA2 = A2$$


$$CHxEQyB1 = -B1$$

$$CHxEQyB2 = -B2$$

where x and y represents the number of channel and the band number of EQ biquard, respectively. By default, all user-defined filters are path-through where all coefficients are set to 0, except the A0 is set to 0x100000 (represents 1).

Mixer

The AD82586 provides mixers to generate the extra audio source from input left/right channels. The coefficients of mixers are defined in range from 0x800000 (-1) to 0x7FFFFF (0.9999998808). The function block diagram is as following:



Publication Date: Sep. 2011 Revision: 0.3 43/51



Pre-scale

The AD82586 provides a multiplication stage for each channel for the purpose of scaling signal prior to EQ. The pre-scale is realized with a 24-bit signed fractional multiplier, with 0x800000=-1 and 0x7FFFFF=0.9999998808. The scaling factor for this multiply is loaded into RAM using the same I2C registers as the biquad coefficients and mixing scaling factors. By default, the pre-scale factors are set to 0x7FFFFF. All channels can use the channel-1 pre-scale factor by setting the biquad-scale link.

Post-scale

The AD82586 provides an additional multiplication before interpolation stage and the distortion compensation on each channel. The postscale is realized with a 24-bit signed fractional multiplier, with 0x800000=-1 and 0x7FFFFF=0.9999998808. The scaling factor for this multiplication is loaded into RAM using the same I2C registers as the biquad coefficients and mixing scaling factors. By default, the pre-scale factors are set to 0x7FFFFF. All channels can use the channel-1 post-scale factor by setting the post-scale link.

Power Clipping

The AD83586 provides power clipping to avoid suddenly large signal that destroy loud speaker. The power clipping level is programmed that using 24 bits to define it. 0X200000 means output voltage will be limited at \pm PVDD. 0X100000 means output voltage will be limited at \pm 0.5*PVDD. AD83586 provide 3 sets of power clipping for each channel.

Publication Date: Sep. 2011 Revision: 0.3 44/51



• The user defined RAM

The contents of user defined RAM are represented in following table.

Address	NAME	Coefficient	Default
0x00		CH1EQ1A1	0x000000
0x01		CH1EQ1A2	0x000000
0x02	Channel-1 EQ1	CH1EQ1B1	0x000000
0x03		CH1EQ1B2	0x000000
0x04		CH1EQ1A0	0x100000
0x05		CH1EQ2A1	0x000000
0x06	Channel-1 EQ2	CH1EQ2A2	0x000000
0x07		CH1EQ2B1	0x000000
80x0		CH1EQ2B2	0x000000
0x09		CH1EQ2A0	0x100000
0x0A		CH1EQ3A1	0x000000
0x0B		CH1EQ3A2	0x000000
0x0C	Channel-1 EQ3	CH1EQ3B1	0x000000
0x0D		CH1EQ3B2	0x000000
0x0E		CH1EQ3A0	0x100000

Publication Date: Sep. 2011 Revision: 0.3 45/51



Address	NAME	Coefficient	Default
0x0F		CH1EQ4A1	0x000000
0x10		CH1EQ4A2	0x000000
0x11	Channel-1 EQ4	CH1EQ4B1	0x000000
0x12		CH1EQ4B2	0x000000
0x13		CH1EQ4A0	0x100000
0x14		CH1EQ5A1	0x000000
0x15		CH1EQ5A2	0x000000
0x16	Channel-1 EQ5	CH1EQ5B1	0x000000
0x17		CH1EQ5B2	0x000000
0x18		CH1EQ5A0	0x100000
0x19		CH1EQ6A1	0x000000
0x1A		CH1EQ6A2	0x000000
0x1B	Channel-1 EQ6	CH1EQ6B1	0x000000
0x1C		CH1EQ6B2	0x000000
0x1D		CH1EQ6A0	0x100000
0x1E		CH1EQ7A1	0x000000
0x1F		CH1EQ7A2	0x000000
0x20	Channel-1 EQ7	CH1EQ7B1	0x000000
0x21		CH1EQ7B2	0x000000
0x22		CH1EQ7A0	0x100000
0x23		CH1EQ8A1	0x000000
0x24		CH1EQ8A2	0x000000
0x25	Channel-1 EQ8	CH1EQ8B1	0x000000
0x26		CH1EQ8B2	0x000000
0x27		CH1EQ8A0	0x100000
0x28	Reserved		
0x29	Reserved		
0x2A	Reserved		
0x3B	Reserved		
0x2C	Reserved		

Publication Date: Sep. 2011 Revision: 0.3 46/51



Address	NAME	Coefficient	Default
0x2D		CH2EQ1A1	0x000000
0x2E		CH2EQ1A2	0x000000
0x2F	Channel-2 EQ1	CH2EQ1B1	0x000000
0x30		CH2EQ1B2	0x000000
0x31		CH2EQ1A0	0x100000
0x32		CH2EQ2A1	0x000000
0x33		CH2EQ2A2	0x000000
0x34	Channel-2 EQ2	CH2EQ2B1	0x000000
0x35		CH2EQ2B2	0x000000
0x36		CH2EQ2A0	0x100000
0x37		CH2EQ3A1	0x000000
0x38		CH2EQ3A2	0x000000
0x39	Channel-2 EQ3	CH2EQ3B1	0x000000
0x3A		CH2EQ3B2	0x000000
0x3B		CH2EQ3A0	0x100000
0x3C		CH2EQ4A1	0x000000
0x3D		CH2EQ4A2	0x000000
0x3E	Channel-2 EQ4	CH2EQ4B1	0x000000
0x3F		CH2EQ4B2	0x000000
0x40		CH2EQ4A0	0x100000
0x41		CH2EQ5A1	0x000000
0x42		CH2EQ5A2	0x000000
0x43	Channel-2 EQ5	CH2EQ5B1	0x000000
0x44		CH2EQ5B2	0x000000
0x45		CH2EQ5A0	0x100000
0x46		CH2EQ6A1	0x000000
0x47		CH2EQ6A2	0x000000
0x48	Channel-2 EQ6	CH2EQ6B1	0x000000
0x49		CH2EQ6B2	0x000000
0x4A		CH2EQ6A0	0x100000

Publication Date: Sep. 2011 Revision: 0.3 47/51





Address	NAME	Coefficient	Default
0x4B		CH2EQ7A1	0x000000
0x4C	Channel-2 EQ7	CH2EQ7A2	0x000000
0x4D		CH2EQ7B1	0x000000
0x4E		CH2EQ7B2	0x000000
0x4F		CH2EQ7A0	0x100000
0x50		CH2EQ8A1	0x000000
0x51		CH2EQ8A2	0x000000
0x52	Channel-2 EQ8	CH2EQ8B1	0x000000
0x53		CH2EQ8B2	0x000000
0x54		CH2EQ8A0	0x100000
0x55	Reserved		
0x56	Reserved		
0x57	Reserved		
0x58	Reserved		
0x59	Reserved		
0x5A	Channel-1 Mixer1	M11	0x7FFFFF
0x5B	Channel-1 Mixer2	M12	0x000000
0x5C	Channel-2 Mixer1	M21	0x000000
0x5D	Channel-2 Mixer2	M22	0x7FFFFF
0x5E	Channel-3 Mixer1	M31	0x400000
0x5F	Channel-3 Mixer2	M32	0x400000
0x60	Channel-1 Prescale	C1PRS	0x7FFFFF
0x61	Channel-2 Prescale	C2PRS	0x7FFFFF
0x62	Channel-1 Postscale	C1POS	0x7FFFFF
0x63	Channel-2 Postscale	C2POS	0x7FFFFF
0x64	Channel-3 Postscale	C3POS	0x7FFFFF
0,405	Channel-1 Power	PC1	0x200000
0x65	clipping	PU1	0.200000
0x66	Channel-2 Power	PC2	0x200000
0,000	clipping	1 02	0A20000
0x67	Channel-3 Power	PC3	0x200000
OAO1	clipping	FUS	UNE 00000





Package Dimensions

7mm x 7mm 48-pin E-LQFP










Symbols	DIMENSIO	ONS IN MILI	LIMETERS
Symbols	MIN.	NOM.	MAX.
A			1.60
A1	0.05		0.15
b	0.17	0.22	0.27
D		9.00 BSC	
D1	7.00 BSC		
D2	4.5	5.0	5.5
Е	9.00 BSC		
E1	7.00 BSC		
E2	4.5	5.0	5.5
e	0.50 BSC		
L	0.45	0.60	0.75
L1	1.00 BSC		
θ	0°	3.5°	7°



Publication Date: Sep. 2011 Revision: 0.3 49/51



Revision History

Revision	Date	Description
0.1	2010.11.26	Original
0.2		Update measuring data
0.3	2011.09.20	1) Changed PVDD range from 12V~24V to 10V~26V. 2) Changed PVDD absolute maximum rating from 26V to 30V. 3) Updated the application circuit that the snubber circuit can be removed while the PVDD <=18V for stereo. 4) Added the application circuit for economic type, moderate EMI suppression. 5) Added power on sequence flow. 6) Updated MPQ description.

Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.

Publication Date: Sep. 2011 Revision: 0.3 51/51